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ABSTRACT
It is always well believed that Binary Neural Networks (BNNs)
could drastically accelerate the inference efficiency by replacing
the arithmetic operations in float-valued Deep Neural Networks
(DNNs) with bit-wise operations. Nevertheless, there has not been
open-source implementation in support of this idea on low-end
ARM devices (e.g., mobile phones and embedded devices). In this
work, we propose daBNN — a super fast inference framework that
implements BNNs on ARM devices. Several speed-up and memory
refinement strategies for bit-packing, binarized convolution, and
memory layout are uniquely devised to enhance inference efficiency.
Compared to the recent open-source BNN inference framework,
BMXNet, our daBNN is 7×∼23× faster on a single binary convo-
lution, and about 6× faster on Bi-Real Net 18 (a BNN variant of
ResNet-18). The daBNN is a BSD-licensed inference framework,
and its source code, sample projects and pre-trained models are
available on-line: https://github.com/JDAI-CV/dabnn.
CCS CONCEPTS
• Software and its engineering→ Software libraries and repos-
itories; • Computer systems organization→ Neural networks.
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1 INTRODUCTION
The advances in Deep Neural Networks (DNNs) have substantially
pushed the limits and reached new state-of-the-arts of technologies
in multimedia and computer vision areas. These advancements rely
heavily on the requirements to have high-performance computa-
tional accelerator—GPUs. Nevertheless, there has been exponential
growth in DNN-based apps available on-line for low-end ARM
devices (e.g., mobile phones) recently. For instance, in the month
Permission to make digital or hard copies of all or part of this work for personal or
classroom use is granted without fee provided that copies are not made or distributed
for profit or commercial advantage and that copies bear this notice and the full citation
on the first page. Copyrights for components of this work owned by others than ACM
must be honored. Abstracting with credit is permitted. To copy otherwise, or republish,
to post on servers or to redistribute to lists, requires prior specific permission and/or a
fee. Request permissions from permissions@acm.org.
MM ’19, October 21–25, 2019, Nice, France
© 2019 Association for Computing Machinery.
ACM ISBN 978-1-4503-6889-6/19/10. . . $15.00
https://doi.org/10.1145/3343031.3350534
of Sep. 2018, Android users downloaded 221 DNN-based apps for
around 13 million times from the official Google Play market and
the number of DNN-based apps increased by 27% over 3 months
[13]. Meanwhile, most major vendors developed DNN inference
frameworks tailored to ARM devices, e.g., TensorFlow Lite [2] from
Google and Caffe2 [1] from Facebook, which quickly gains popu-
larity for their stronger privacy protection and lower cost for data
transmission. However, the inference efficiency of DNNs on ARM
devices is often limited with relatively small memory storage and
inferior computing power of mobile phones or embedded devices.
This adversely hinders the deployment of heavy DNNs on ARM
devices. One feasible way to alleviate this problem is to utilize Bi-
nary Neural Networks (BNNs), which quantize the activations and
weights of DNNs to 1-bit, and lead a significant speed-up over the
full precision1 counterpart with efficient bit-wise operations.
In the literature, there are several inference frameworks for
BNNs: BitStream [15], BitFlow [7], and BMXNet [14]. Among them,
BitStream and BitFlow are not open-source and not available to
public. To our best knowledge, the only one open-source BNN infer-
ence framework is BMXNet [14], which is found to be even slower
than full-precision TensorFlow Lite in our experiments. Such facts
motivate and highlight the explorations of an open-source BNN
inference framework highly optimized for ARM devices.
To address such problems, we present daBNN, a super fast in-
ference framework that implements BNNs on ARM devices with
several uniquely devised technologies for speeding up the infer-
ence. In particular, an upgraded bit-packing scheme is adopted to
pack multiple elements simultaneously, which improves the speed
of naive sequential method by about 4×. Moreover, our daBNN
capitalizes on “binary direct convolution” to squeeze the cost of
additional instructions in binary convolution, and meanwhile, a
novel memory layout is leveraged to reduce memory access. daBNN
is written in C++ and ARM assembly, and provides Java binding
and Android package. Experiments demonstrate that our daBNN
is characterized with extremely fast speed. Specifically, compared
to BMXNet, our daBNN is 7×-23× faster on a single binary convo-
lution, and about 6× faster on Bi-Real Net 18 [9] (a BNN variant
of ResNet-18 [6]). When comparing to full-precision TensorFlow
Lite, our daBNN is 8×-10× faster on a single binary convolution,
and about 3× faster on Bi-Real Net 18. We believe our daBNN will
offer a fertile ground for deploying BNNs in industry and designing
novel BNN structures in academia.
2 DABNN
In this section, we present the detailed implementations in our
daBNN, the comparison to existing software, and the potentiality
to help the architecture design of BNNs.
1Full precision indicates 32-bit float (the normal precision in DNNs).
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Figure 1: Our upgraded bit-packing scheme by packing eight
4-bit elements (four 8-bit vectors) into an 8-bit vector.
2.1 Implementation Details
2.1.1 Bit-packing. Bit-packing is a common scheme for BNNs by
binarizing N (e.g., 128) elements into 1-bit (i.e., 1 or 0), and then
packing them into anN -bit vector. As such, xnor can be directly per-
formed between these binarized vectors. Previous works [7][14][15]
often perform bit-packing in a naive way. For example, [7] com-
pares every 32-bit element with zero and sets the corresponding bit
sequentially. Unlike them, we directly utilize the existing sign bit in
int32 and IEEE 754 float numbers without the need for additional
comparison with zero. Moreover, the “right-shift-and-overwrite”
SIMD (single instruction, multiple data) instruction is adopted here,
which enables the simultaneous gathering of multiple sign bits.
Such instruction takes three operands: two vectors α and β (both of
which contain severalM-bit elements) and a scalark . It performs the
right shift operation over everyM-bit element in vector α by k bits,
and overwrites the rightmostM − k bits of eachM-bit element in
vector β . In addition, we further upgrade bit-packing by scattering
these instructions on different registers to avoid write-after-write
data hazard, as shown in Figure 1. The experimental results in Fig-
ure 2 illustrate that our upgraded bit-packing scheme is ∼4× as fast
as the naive way. Note that our method is also compatible with
fused-BN-binarization layer in [15].
2.1.2 Binary Direct Convolution. SGEMM (Single float GEneral
Matrix Multiplication) is a widely adopted approach to implement
float convolutions in various high-performance scientific programs.
In the context of BNNs, an alternative operation to SGEMM is
BGEMM, which performs binary matrix multiplication for binary
convolution. In addition to the common multiplication and add
operations, BGEMM includes extra operations that count howmany
1s are in a vector. Specifically, we denote UM×N as the space of
matrices with dimension M × N and each element of it is a bit-
packed vector. Given twomatrices (i.e.,A ∈ UM×K andB ∈ UK×N ),
C ∈ NM×N (N represents the set of non-negative integers), C =
BGEMM(A,B) is measured as:
Ci, j =
∑
k
bitcount(xnor ( ®Ai,k , ®Bk, j )), (1)
where ®Ai,k and ®Bk, j denotes each element in A and B. In SGEMM,
to amortize the cost of loading memory,C is often calculated as
Ck =mknk , (2)
C += Ck , (3)
wheremk is the kth column of A and nk is the kth row of B.
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Figure 2: Latency comparison between our upgrade bit-
packing scheme and other methods.
We argue that this way is sub-optimal for BGEMM especially on
ARM devices. In particular, on ARMv8 (the 64-bit ARM architecture)
devices, the operation of bitcount contains two instructions: “cnt”
and “addv”. “cnt” takes an N -byte vector α as input and outputs
an N -byte vector β , which βi = the_number_o f _1s(αi ) where αi
and βi are the ith byte of α and β respectively. “addv” sums up all
bytes in a vector and outputs the aggregated scalar. Eq. 3 is then
expanded as:
Ci, j += addv(cnt(xnor ( ®mki , ®nkj ))). (4)
Thus, Eq. 4 shows that the operation of binary multiply-addition
on ARMv8 devices consists of four instructions: xnor, cnt, addv, and
addition. Moreover, on ARMv7 (the 32-bit ARM architecture) de-
vices, there is even no “addv” instruction and ⌈log2 N ⌉ instructions
are needed to sum up all bytes in an N -byte vector, so the operation
of binary multiply-addition consists of ⌈log2 N ⌉ + 3 instructions
on these devices. To improve the efficiency of this operation, we
re-arrange the calculation order and calculateC = BGEMM(A,B)
as the multiplication of a row vector p ∈ U 1×N and q ∈ UM×1:
Ci, j = p
iqj , (5)
where pi is the ith row of A and qj is the jth column of B.
In this way, the cost of “addv” instructions can bemostly squeezed
by summing up the results of “cnt” in advance:
®Ci, j =
∑
k
cnt(xnor ( ®Ai,k , ®Bk, j )), (6)
Ci, j = addv( ®Ci, j ). (7)
Please note that the same transformation can not be employed
in Eq. 4 becauseC is stored as 32-bit integers to save the valuable
registers. Therefore in Eq. 4, we have to utilize “addv” to reduce
the vector into an integer before every instruction of “addition”.
Taking a close look on Eq. 6 and 7, we can observe some interest-
ing connections between them and the operation of convolution.
Specifically, if we treat A ∈ UM×K and B ∈ UK×N as the weight
and the im2col-ed input (M : the number of output channels, N :
output height × output width, and K : the number of bit-packed
vectors in a weight filter), Eq. 6 and 7 can be directly interpreted
as the definition of convolution. As such, the refined operation of
binary convolution is dubbed as “binary direct convolution”.
Though our binary direct convolution enhances the efficiency
by excluding most addv instructions, it results in more cost on
Open Source Language Method Memory Layout Speed on Google Pixel 1 Model Format
BMXNet Yes Intrinsics BGEMM NHWC 3× faster than CaffeSlower than TF Lite
MXNet with
custom operators
BitStream Unavailable - BGEMM NHWC - -
BitFlow Unavailable - No ARM implementation -
daBNN Yes Assembly Binary Direct Convand BGEMM NC1HWC2
20× faster than Caffe
6.5× faster than TF Lite ONNX
Table 1: Comparison to existing software. Only BMXNet and daBNN is open-source, while other software (i.e., BitStream and
BitFlow) are unavailable to public. BitFlow does not report its implementation and speed on ARM devices. BMXNet depends
on custom MXNet operators like “QConvolution”, so models trained in other frameworks cannot be deployed on it easily. By
contrast, our daBNN is constructed based on standard ONNX operators (Sign and Convolution) to ensure the interoperability.
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Figure 3: The register reusing of a 3x3 convolution in
NC1HWC2 memory layout. It shows that this new layout
can save about 2/3memory loading.
memory access. To compensate the increase on memory access, a
novel memory layout, NC1HWC2 is devised to leverage the spatial
redundancy of convolutions, where C1 = C/C2 and C2 is the length
of a register (i.e. 128 on ARM devices). NC1HWC2 can be regarded
as a refinement of NHWC by splitting NHWC layout into several
groups, where each group has C2 bits. As such, each register holds
all channels in a group. A diagram of NC1HWC2 is illustrated in
Figure 3, which indicates that 2/3 registers of previous location are
reused in this refined memory layout (i.e., 2/3 memory access is
saved). The experimental results in Figure 4 clearly show that the
extra “addv” instructions make BGEMM slow, and our binary direct
convolutionwith NC1HWC2 is faster than BGEMM. Note that while
we only present the implementation details on ARMv8 here, the
proposed binary direct convolution and NC1HWC2 memory layout
are also compatible and effective on ARMv7.
2.2 Comparison to Existing Software
We compare our daBNN and other BNN inference frameworks in
Table 1, and summarize the following two key differences:
(1) daBNN is open-source. Although BitStream and BitFlow are
claimed to be fast, neither of them is available on-line.
(2) The speed of daBNN is super fast. To our best knowledge,
daBNN is the first BNN implementation that is compared with
modern mobile inference framework (e.g., TensorFlow Lite) rather
than Caffe [8] or OpenBLAS. Figure 5 compares the latency between
our daBNN and existing software (i.e., TensorFlow Lite, BMXNet,
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Figure 4: Latency comparison between different convolution
methods. “BGEMM without addv” denotes an abnormal im-
plementation of BGEMM by removing the “addv” instruc-
tions. It clearly shows that the “addv” instructions make
BGEMM slower than our binary direct convolution.
and Caffe). Compared to TensorFlow Lite, our daBNN is 8×-10×
faster on a single binary convolution, and about 3× faster on Bi-
Real Net 18. Note that the only one existing open-source BNN
implementation, BMXNet, is even slower than TensorFlow Lite on
Bi-Real Net 18 and several convolutions.
2.3 Help to Network Design
daBNN is the first highly-optimized open-sourced BNN inference
framework. It not only enables the deployment of BNNs in in-
dustries, but also brings help to BNN design for researchers. For
example, it is a common practice that the first and last layer in
BNNs remain full precision. However, no one find that the first
layer, which is usually a convolution with large kernel, often takes
up more than half latency of a binary neural network. Given this ob-
servation, we replace the first 7×7 convolution layer in Bi-Real Net
18 [9] with a STEMmodule [12] as shown in Figure 6, then we get a
30% speedup on Google Pixel 1 without any accuracy loss as shown
in Table 2. We cannot make this easy but effective improvement
if we use an under-optimized framework like BMXNet, since the
binary convolutions in it are even slower than float convolutions.
3 MODEL CONVERSION TOOL
We present a model conversion tool, named onnx2bnn, to convert
trained BNN models to our daBNN format. We provide pre-built
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Figure 5: Latency comparison between different inference
frameworks on various convolutions and Bi-Real Net 18.
The latency is measured on Google Pixel 1 (single thread).
daBNN achieves the fastest inference speed, while BMXNet
is even slower than the full precision TensorFlow Lite.
Input
3x3 conv, 32, stride 2
1x1 conv, 16, stride 1
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Concatenate
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2x2 max pool,
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Figure 6: The architecture of STEM module.
onnx2bnn binaries for Linux, macOS and Windows, and thus no
compilation is required for our users.
Our model conversion tool supports ONNX (Open Neural Net-
work Exchange) [3] format, which is greatly supported or officially
integrated by many frameworks and tools [4, 5, 10, 11]. We only
depend on the standard ONNX operators to ensure the interop-
erability. By contrast, BMXNet implements and depends on some
customMXNet operators (like “QConvolution”), so the BNNmodels
trained in other deep learning frameworks (e.g., TensorFlow [4]
and PyTorch [10]) cannot be deployed on BMXNet easily.
Our model conversion tool recognizes whether a tensor is binary
by various ways, e.g., checking whether the tensor is an output of
a Sign operator. The convolutions with binary input and binary
weight are then converted to binary convolutions in daBNN format.
The weight of binary convolutions will be packed so that the model
size will be drastically compressed (32× if all weights are packed).
4 CONCLUSION AND FUTUREWORK
We presented daBNN, a super fast binary neural networks inference
framework for ARM devices. We implement binary convolution
ImageNet
top-1
Latency of
Float OPs Latency
Bi-Real Net 18 56.4% 37.2ms 61.3ms
Bi-Real Net 18
with STEM 56.4% 20.1ms 43.2ms
Table 2: Based on our daBNN, simply replacing the 7×7 full
precision convolution layer with STEM module can brings
30% speedup. It shows that our daBNNoffers a fertile ground
for designing more efficient BNN architectures.
and other operators by ARM assembly. Extensive experiments show
that our daBNN is extremely faster than both BMXNet and modern
full precision inference frameworks. We believe that daBNN will
greatly help both deployment and design of BNNs. For the ease
of use, we publish pre-built binaries, libraries and also a sample
Android project. Our source code, sample project, documentation
and pre-trained models are published on GitHub. In the future, we
are going to implement BNNs on X86 and RISC-V. We are also
looking forward to cooperating with research teams to design or
search better BNN structures.
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